

Enrollment No./Seat No.:

**GUJARAT TECHNOLOGICAL UNIVERSITY**  
**Bachelor of Engineering - SEMESTER - III EXAMINATION - WINTER 2025**

**Subject Code: BE03000181**

**Date: 19-12-2025**

**Subject Name: Digital System Design**

**Time: 10:30 AM TO 01:00 PM**

**Total Marks: 70**

**Instructions**

- 1. Attempt all questions.**
- 2. Make suitable assumptions wherever necessary.**
- 3. Figures to the right indicate full marks.**
- 4. Simple and non-programmable scientific calculators are allowed.**

	<b>Marks</b>
<b>Q.1 (a)</b> Convert the binary number 101101101 to decimal and hexadecimal.	<b>03</b>
<b>(b)</b> Simplify $F=(A+B)(A+B')(A'+C)$ using Boolean algebra.	<b>04</b>
<b>(c)</b> A Boolean function is given as $F(A,B,C)=\Sigma(1,3,5,7)$ a) Write the SOP and POS forms. b) Simplify using Boolean algebra. c) Draw the logic circuit.	<b>07</b>
<b>Q.2 (a)</b> List down advantages of ROM over combinational logic design.	<b>03</b>
<b>(b)</b> Implement $F = AB + A'C$ using NOR gates only.	<b>04</b>
<b>(c)</b> Design a 4-bit Ripple Carry Adder using Full Adders. Explain the working with a neat circuit diagram.	<b>07</b>
<b>OR</b>	
<b>(c)</b> Design and explain a 4-bit magnitude comparator using logic gates	<b>07</b>
<b>Q.3 (a)</b> Compare :Synchronous and asynchronous circuits	<b>03</b>
<b>(b)</b> Convert a JK flip-flop into D flip-flop.	<b>04</b>
<b>(c)</b> Design a circuit to implement a 2-bit binary counter using T flip-flops.	<b>07</b>
<b>OR</b>	
<b>(a)</b> Explain state reduction and state assignment in a state machine.	<b>03</b>
<b>(b)</b> What are race-around conditions in JK flip-flop? How can it be avoided?	<b>04</b>
<b>(c)</b> Design a 3-bit synchronous up counter using JK flip-flops.	<b>07</b>
<b>Q.4 (a)</b> What is the difference between PLA and PAL?	<b>03</b>
<b>(b)</b> Explain the operation of 4 bit ripple counter with neat circuit and timing diagram a	<b>04</b>
<b>(c)</b> Explain input forming logic and output forming logic in state machines with example.	<b>07</b>
<b>OR</b>	
<b>(a)</b> Explain the working of a 4 x 1 multiplexer with truth table and logic diagram.	<b>03</b>

- (b) Differentiate between Moore and Mealy machines with examples. 04
- (c) Explain the working of a BCD adder in detail with block diagram and necessary logic expressions. 07
- Q.5** (a) What is resolution of DAC? Name two commonly used DAC ICs. 03
- (b) List the important specifications of ADC and explain any two. 04
- (c) Design an 8-bit R-2R DAC for 5V reference and calculate output for input 10101100. 07
- OR**
- (a) What is fan-out? Give typical values for TTL and CMOS. 03
- (b) Explain the term “Noise Margin” and how it differs in TTL and CMOS. 04
- (c) Explain TTL NAND gate in detail with internal circuit, working and voltage levels. 07

\*\*\*