

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE- SEMESTER-V EXAMINATION – WINTER 2025****Subject Code:3151105****Date:25-11-2025****Subject Name:VLSI Design****Time:10:30 AM TO 01:00 PM****Total Marks:70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		<b>Marks</b>
<b>Q.1</b>	(a) What is chip reliability? List the four major causes of chip reliability issues.	<b>03</b>
	(b) Explain the channel length modulation effect in n-channel MOSFET operation.	<b>04</b>
	(c) Explain the MOS system under external bias for accumulation and depletion region.	<b>07</b>
<b>Q.2</b>	(a) What is substrate bias effect?	<b>03</b>
	(b) Compare and explain the full custom and semi-custom design style of VLSI.	<b>04</b>
	(c) Draw and explain the basic steps of Local oxidation of Silicon (LOCOS) process.	<b>07</b>
	<b>OR</b>	
	(c) Explain the process steps for fabrication of n-channel MOSFET.	<b>07</b>
<b>Q.3</b>	(a) Explain RC delay models for calculation of interconnect delay.	<b>03</b>
	(b) For depletion load n MOS inverter circuit, derive the equation of $V_{IL}$ .	<b>04</b>
	(c) Consider the CMOS inverter circuit with following parameters: $V_{DD} = 3.3V$ , $k_n = 200 \mu A/V^2$ , $k_p = 80 \mu A/V^2$ , $V_{TO,n} = 0.6V$ , $V_{TO,p} = -0.7V$ . Calculate the $V_{IL}$ and $V_{OH}$ on the VTC of the inverter.	<b>07</b>
	<b>OR</b>	
<b>Q.3</b>	(a) Draw the circuit of 2 input CMOS NAND gate and explain its working with the help of truth table.	<b>03</b>
	(b) Why in symmetrical and ideal CMOS inverter required $(W/L)p \approx 2.5 (W/L)n$ ? Explain in detail.	<b>04</b>
	(c) Consider a resistive load inverter circuit with $V_{DD} = 5V$ , $k'_n = 20 \mu A/V^2$ , $V_{TO} = 0.8V$ , $R_L = 200 k\Omega$ and $W/L = 2$ . Calculate $V_{OL}$ and $V_{IH}$ on the VTC of the inverter.	<b>07</b>
<b>Q.4</b>	(a) Explain AOI (AND-OR-INVERT) and OAI (OR-AND-INVERT) circuit categories with example for CMOS logic.	<b>03</b>
	(b) Derive switching power dissipation equation of CMOS inverter.	<b>04</b>
	(c) How logic “1” transfer happens in nMOS pass transistor circuits. Explain with suitable example.	<b>07</b>
	<b>OR</b>	
<b>Q.4</b>	(a) Draw the AOI based implementation of the clocked NOR based SR latch circuit.	<b>03</b>
	(b) Implement XOR function using CMOS TG (Transmission Gates).	<b>04</b>

	(c) Explain various on chip clock generation circuits and distribution networks.	07
<b>Q.5</b>	(a) Draw the CMOS implementation of D-latch.	03
	(b) What is controllability and observability for design for testability (DFT)?	04
	(c) How pre-charge and evaluate logic works for dynamic CMOS circuit? Explain with example.	07
	<b>OR</b>	
<b>Q.5</b>	(a) Compare FinFET and Planner MOSFET.	03
	(b) Explain scan-based techniques for DFT with one example.	04
	(c) Define propagation delay $\tau_{PHL}$ and obtain its expression for CMOS inverter circuit.	07