

# GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-IV EXAMINATION – SUMMER 2025

Subject Code: 3140707

Date:15-05-2025

Subject Name: Computer Organization & Architecture

Time: 10:30 AM TO 01:00 PM

Total Marks:70

Instructions:

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

	MARKS
<b>Q.1</b> (a) Explain the Register Transfer Language with block diagram.	<b>03</b>
(b) Explain three state bus buffer.	<b>04</b>
(c) Explain shift micro operations and draw 4-bit combinational circuit shifter.	<b>07</b>
<b>Q.2</b> (a) List and explain any three register reference instruction.	<b>03</b>
(b) Explain instruction format with its types.	<b>04</b>
(c) Draw and explain Common Bus System for basic computer register.	<b>07</b>
<b>OR</b>	
(c) Explain the basic working principle of the Control Unit with timing diagram.	<b>07</b>
<b>Q.3</b> (a) List out any three register of basic computer.	<b>03</b>
(b) State various phases of instruction cycle.	<b>04</b>
(c) Write an assembly level program to find average of 10 numbers stored at consecutive location in memory.	<b>07</b>
<b>OR</b>	
<b>Q.3</b> (a) Convert following hexadecimal number into decimal, octal and binary. 1) 4A	<b>03</b>
(b) Explain any 4 addressing modes with example.	<b>04</b>
(c) What is an Interrupt Cycle? Draw and explain flow chart of it.	<b>07</b>
<b>Q.4</b> (a) Explain register stack.	<b>03</b>
(b) Write an assembly language program to Add two double precision numbers.	<b>04</b>
(c) Explain the working of Second Pass Assembler with its flowchart.	<b>07</b>
<b>OR</b>	
<b>Q.4</b> (a) What is address sequencing?	<b>03</b>
(b) Write short note on subroutine.	<b>04</b>
(c) Draw and explain flow chart for multiplication program.	<b>07</b>
<b>Q.5</b> (a) Explain various types of interrupts.	<b>03</b>
(b) What are status register bits? Draw and explain the block diagram showing all status registers.	<b>04</b>
(c) Write a note on asynchronous data transfer.	<b>07</b>
<b>OR</b>	
<b>Q.5</b> (a) What is Memory Interleaving?	<b>03</b>
(b) Differentiate RISC and CISC.	<b>04</b>
(c) Explain Flynn's classification for computers.	<b>07</b>

\*\*\*\*\*

**GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE - SEMESTER-IV (NEW) EXAMINATION – SUMMER 2024**

**Subject Code:3140707**

**Date:20-07-2024**

**Subject Name: Computer Organization & Architecture**

**Time:10:30 AM TO 01:00 PM**

**Total Marks:70**

**Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

**Marks**

- |            |  |           |
|------------|--|-----------|
| <b>Q.1</b> | <b>(a)</b> Define RTL. Give an example of register transfer of data through accumulator.                     | <b>03</b> |
|            | <b>(b)</b> Explain instruction formats with its types.   | <b>04</b> |
|            | <b>(c)</b> Explain Instruction cycle with flowchart.   | <b>07</b> |
| <b>Q.2</b> | <b>(a)</b> Differentiate MRI and non-MRI.  | <b>03</b> |
|            | <b>(b)</b> Explain Memory reference instructions.  | <b>04</b> |
|            | <b>(c)</b> Explain micro programmed control organization in detail.  | <b>07</b> |
|            | <b>OR</b>  |           |
|            | <b>(c)</b> What is register stack? Explain push and pop micro-operations.                                    | <b>07</b> |
| <b>Q.3</b> | <b>(a)</b> Explain subroutine call and return with micro-operation.  | <b>03</b> |
|            | <b>(b)</b> State the differences between register stack and memory stack.                                    | <b>04</b> |
|            | <b>(c)</b> What is addressing modes? List and explain any five addressing modes by taking proper example(s). | <b>07</b> |
|            | <b>OR</b>  |           |
| <b>Q.3</b> | <b>(a)</b> Write a short note on memory interleaving.  | <b>03</b> |
|            | <b>(b)</b> Explain Flynn’s classification of computer.   | <b>04</b> |
|            | <b>(c)</b> Explain pipelining technique. Draw the general structure of four segment pipeline.                | <b>07</b> |
| <b>Q.4</b> | <b>(a)</b> Explain the role of associative memory.   | <b>03</b> |
|            | <b>(b)</b> Explain in brief about Cache memory and Virtual memory.   | <b>04</b> |
|            | <b>(c)</b> Discuss associative mapping and direct mapping in organization of cache memory.                   | <b>07</b> |
|            | <b>OR</b>  |           |
| <b>Q.4</b> | <b>(a)</b> Explain Content Addressable Memory.   | <b>03</b> |
|            | <b>(b)</b> Compare SRAM and DRAM.  | <b>04</b> |
|            | <b>(c)</b> Explain paging and address translation with example.  | <b>07</b> |
| <b>Q.5</b> | <b>(a)</b> Compare tightly coupled and loosely coupled systems.  | <b>03</b> |
|            | <b>(b)</b> Write a note on crossbar switch interconnection structure with block diagram                      | <b>04</b> |
|            | <b>(c)</b> Describe cache coherence problem and its solutions in detail.                                     | <b>07</b> |
|            | <b>OR</b>  |           |
| <b>Q.5</b> | <b>(a)</b> Explain CLA, ISZ and CMA instruction.   | <b>03</b> |
|            | <b>(b)</b> Draw and explain in brief flowchart for interrupt cycle.  | <b>04</b> |
|            | <b>(c)</b> Explain first pass of an assembler with flowchart.  | <b>07</b> |

\*\*\*\*\*

**GUJARAT TECHNOLOGICAL UNIVERSITY****BE - SEMESTER– IV(NEW) EXAMINATION – SUMMER 2023****Subject Code:3140707****Date:13-07-2023****Subject Name:Computer Organization & Architecture****Time:10:30 AM TO 01:00 PM****Total Marks:70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

		Marks
<b>Q.1</b>	(a) Write the name of basic computer registers with their functionalities.	<b>03</b>
	(b) Discuss 4-bit binary adder with neat diagram.	<b>04</b>
	(c) Enlist various kinds of addressing modes. Explain any five of same and support your answer by taking small example.	<b>07</b>
<b>Q.2</b>	(a) Write sequence of microoperations to execute the following instructions: - AND - STA	<b>03</b>
	(b) Write assembly language program to subtract two numbers.	<b>04</b>
	(c) Write two address, one address and zero address instructions program for the following arithmetic expression: $X = (A + B) * (C - D / E) + F * G$	<b>07</b>
<b>OR</b>		
(c)	Assume $A = +6$ and $B = +7$ , apply Booth algorithm for multiplying A and B. Make necessary assumptions if required.	<b>07</b>
<b>Q.3</b>	(a) Explain Flynn's classification for computers in brief.	<b>03</b>
	(b) Draw the flowchart for first pass of assembler and explain the same in brief.	<b>04</b>
	(c) Elaborate CPU-IOP communication.	<b>07</b>
<b>OR</b>		
<b>Q.3</b>	(a) Explain pipeline conflicts in brief.	<b>03</b>
	(b) Discuss three state bus buffers with neat diagram.	<b>04</b>
	(c) Write a detailed note on associative memory.	<b>07</b>
<b>Q.4</b>	(a) Explain DMA in brief.	<b>03</b>
	(b) Write a note on SIMD array processor.	<b>04</b>
	(c) A computer uses a memory unit with 256K words of 32 bits each. A binary instruction code is stored in one word of memory. The instruction has four parts: an indirect bit, an operation code, a register code part to specify one of 64 registers, and an address part. <ol style="list-style-type: none"> <li>1. How many bits are there in operation code, the register code part and the address part?</li> <li>2. Draw the instruction word format and indicate the number of bits in each part.</li> <li>3. How many bits are there in the data and address inputs of the memory?</li> </ol>	<b>07</b>
<b>OR</b>		
<b>Q.4</b>	(a) Write a brief note on memory hierarchy.	<b>03</b>
	(b) In certain scientific computations it is necessary to perform the arithmetic	<b>04</b>

operation  $(A_i + B_i) * (C_i + D_i)$  with a stream of numbers. Specify pipeline configuration to carry out this task. List the contents of all registers in the pipeline for  $i=1$  through 4.

(c) Discuss microprogrammed control organization with neat diagram. **07**

**Q.5** (a) Perform  $A - B$  (subtract) operation for the following numbers using signed magnitude number format. (Write necessary assumptions if required) **03**

$A = +11$  and  $B = -6$

(b) Explain status bit conditions with neat diagram. **04**

(c) Discuss cache coherence problem in detail. **07**

**OR**

**Q.5** (a) Write the difference(s) between arithmetic shift left and logical shift left instruction. Support your answer with proper illustration. **03**

(b) State the differences between RISC and CISC. **04**

(c) Explain any two types of mapping procedures when considering the organization of cache memory. **07**

\*\*\*\*\*

**GUJARAT TECHNOLOGICAL UNIVERSITY**  
**BE - SEMESTER-IV (NEW) EXAMINATION – SUMMER 2022**

**Subject Code:3140707****Date:29-06-2022****Subject Name:Computer Organization & Architecture****Time:10:30 AM TO 01:00 PM****Total Marks: 70****Instructions:**

1. Attempt all questions.
2. Make suitable assumptions wherever necessary.
3. Figures to the right indicate full marks.
4. Simple and non-programmable scientific calculators are allowed.

	<b>MARKS</b>
<b>Q.1</b> (a) What is binary and decimal equivalent of F8 hexadecimal value?	<b>03</b>
(b) Write Steps for two n digit numbers subtraction in base r.	<b>04</b>
(c) List and explain Memory reference instructions in detail.	<b>07</b>
<b>Q.2</b> (a) What is arithmetic micro operation?	<b>03</b>
(b) What is RAM and ROM?	<b>04</b>
(c) Draw and explain working of 4 bit binary adder.	<b>07</b>
<b>OR</b>	
(c) State and Explain any seven logic micro operation.	<b>07</b>
<b>Q.3</b> (a) List out Register for basic computer.	<b>03</b>
(b) Explain register reference instruction format.	<b>04</b>
(c) Explain register transfer using block diagram and timing diagram.	<b>07</b>
<b>OR</b>	
<b>Q.3</b> (a) Draw and explain control unit diagram for basic computer.	<b>03</b>
(b) State various phases of instruction cycle.	<b>04</b>
(c) Explain any four input output reference instruction.	<b>07</b>
<b>Q.4</b> (a) Draw flowchart of first pass assembler.	<b>03</b>
(b) Write assembly language program to add two numbers.	<b>04</b>
(c) Write assembly language program to multiply two numbers.	<b>07</b>
<b>OR</b>	
<b>Q.4</b> (a) What is address sequencing?	<b>03</b>
(b) Write assembly language program to subtract one number from other number.	<b>04</b>
(c) Explain booth's multiplication algorithm with example.	<b>07</b>
<b>Q.5</b> (a) Explain register stack.	<b>03</b>
(b) What is difference between two address and three address instructions?	<b>04</b>
(c) Write a note on asynchronous data transfer.	<b>07</b>
<b>OR</b>	
<b>Q.5</b> (a) What is difference between direct and indirect addressing mode?	<b>03</b>
(b) Explain arithmetic pipeline.	<b>04</b>
(c) Write a short note on virtual memory.	<b>07</b>

\*\*\*\*\*