## **GUJARAT TECHNOLOGICAL UNIVERSITY**

**BE- SEMESTER-IV (NEW) EXAMINATION - WINTER 2024** 

Subject Code:3140707	Date:22-11-2024
<b>Subject Name: Computer Organization &amp; Architecture</b>	

Time:02:30 PM TO 05:00 PM **Total Marks:70** 

**Instructions:** 

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- 4. Simple and non-programmable scientific calculators are allowed.

Q.1	(a)	Explain signed representation of integer in computer. Write $(-12)_{10}$ in binary with $8$ – bits using following representations (i) Signed	Marks 03
	<b>(b)</b>	magnitude (ii) Signed 1's complement (iii) Signed 2's complement List all registers used in 'Basic Computer' including their symbolic name, size and functionality.	04
	(c)	Explain memory reference instructions of 'Basic Computer'.	07
Q.2	(a) (b) (c)	Draw block diagram for 4-bit adder – subtractor. Write an assembly language program to add 50 numbers using a loop. Explain register stack and memory stack organizations.  OR	03 04 07
	(c)	Write three address and two address instructions program for the following arithmetic expression. Discuss advantages and limitations of both types of programs. $X = (A * B / C) + (D / E)$	07
Q.3	(a) (b) (c)	List and explain conflicts that occur in an instruction pipeline. Briefly explain address sequencing in microprogrammed control unit. Differentiate RISC and CISC.	03 04 07
		OR	
Q.3	(a) (b)	Write a short note on SIMD array processor.  Explain Fetch subroutine of microprogrammed control.	03 04
	(c)	Explain addition and subtraction with signed magnitude data. Also list hardware required for the same.	07
Q.4	(a)	1 •	03
	(b) (c)	Differentiate isolated I/O and memory mapped I/O Explain associative, set-associative and direct mapping of cache memory.	04 07
		OR	
Q.4	(a) (b)	Explain functionality of flags used in 'Basic Computer'. What is handshaking? Explain source initiated data transfer using handshaking with neat diagram.	03 04

	(c)	Write a short note on virtual memory.	07
Q.5	(a)	Differentiate static RAM and Dynamic RAM.	03
	<b>(b)</b>	Write a short note on daisy chain priority interrupt.	04
	(c)	Explain any three multiprocessor interconnection structures.	07
		OR	
Q.5	(a)	Differentiate tightly coupled and loosely coupled multiprocessor systems.	03
	<b>(b)</b>	Write a short note on content addressable memory.	04
	(c)	Discuss cache coherence problem and its solutions.	07

\*\*\*\*\*