Seat No.:	E 1 4 NI -
Sear NO:	Enrolment No.
scat 110	Linding 110.

GUJARAT TECHNOLOGICAL UNIVERSITY

BE - SEMESTER-V(NEW) EXAMINATION - SUMMER 2022

Subject Code:3151105 Date:13/06/2022

Subject Name:VLSI Design

Time:02:30 PM TO 05:00 PM Total Marks: 70

Instructions:

- 1. Attempt all questions.
- 2. Make suitable assumptions wherever necessary.
- 3. Figures to the right indicate full marks.
- 4. Simple and non-programmable scientific calculators are allowed.

			F8				
							MARKS
Q.1	(a)	Define cond	cept of : Modul	larity, Locality	and Regularity	,	03
	(b)		cumulation, de		nversion of Mo		04
	(c)	Explain pro silicon.	cess flow of fa	abrication of n	MOS transistor	on p-type	07
Q.2	(a)	Explain in s	short: FPGA				03
	(b)	-	nsmission gate	?			04
	(c)				acteristics usin	g gradual	07
	()		roximation.	C	•		
		11		OR			
	(c)	Measured v	voltage and ci	arrent data for	r a MOSFET	are given	07
	(c) Measured voltage and current data for a MOSFET are given below: Determine the type of the device and calculate the parameters k_n , V_{TO} , and γ . Assume $\phi_F = -0.3V$. Assume MOSFET						
	is enhancement type and neglect channel length modulation effect.						
		$V_{GS}(V)$	$V_{DS}(V)$	V _{SB} (V)	I _D (μa)		
		3	3	0	97		
		4	4	0	235		
		5	5	0	433		
		3	3	3	59		
		4	4	3	173		
		5	5	3	347		
			l .	l	I		
Q.3	(a)	Explain noi	se margin.				03
	(b)	-	_	time of inverte	r using diagran	1.	04
	(c)				cuit with V_{DD}		07
	()				and $W/L = 2$.		
		-			nd find the nois		
		of the circui	_	/		C	

		of the chedit.
		OR
Q.3	(a)	Explain voltage transfer characteristics of inverter.
	(b)	Explain propagation delay time for inverter: τ_{PLH} , τ_{PHL}
	(c)	Explain CMOS inverter and find equation of V_{IL} and V_{IH} .
	` ′	•

Q.4	(a)	Explain different fault types in chip.	03
	(b)	Explain two input CMOS NOR gate.	04
	(c)	Explain Elmore delay with suitable diagram.	07

OR
Q.4 (a) What is latch-up? Write causes of latch-up.

up. **03**

03 04 07

	(b)	Draw CMOS implementation of XOR function.	04
	(c)	Explain CMOS ring oscillator circuit.	07
Q.5	(a)	Explain Controllability and Observability.	03
	(b)	Design CMOS SR latch circuit based on NOR gate.	04
	(c)	Explain Domino CMOS logic.	07
		OR	
Q.5	(a)	Compare FinFET and Planner MOSFET.	03
_	(b)	Explain CMOS implementation of D - latch.	04
	(c)	Explain voltage bootstrapping.	07
