Skip to Content

Electrical Engineering
Analog and Digital Electronics- BE03009011


Syllabus GTU PYQ Papers  IMP Question Bank/Paper Solution  Study Material: Assignment/Video Lectures


Syllabus Detail

*AY-Academic Year*

New Syllabus (AY-2024-25)

Old Syllabus (AY-2018-19)

What’s Changed?

GTU Winter Exam Previous Year Question Papers

Winter-2025

Winter-2022 TO 2025 (3130907)

GTU Summer Exam Previous Year Question Papers

Summer-2022 TO 2026 (3130907)

Summer-2026 

Important Question Bank 

 Everything you need to get started with exam preparation.


Compiled GTU Question Papers: S22 to W25 (Question Bank)

Compiled GTU Question Papers: S22 to W25 (Answer Bank)

GTU Winter Exam Solved Papers


Winter-2025

Winter-2024

GTU Summer Exam Solved Papers

Summer-2025

Summer-2024

Study Material: Assignment


Assignments ( Coming Soon )

Study Material: Video Lessons & Tutorials


The video library is currently being finalized and will go live shortly.

Subtopic Key Concepts Video Focus Areas
1.1 Introduction to OP-AMP What is an Operational Amplifier? Block diagram: Differential input stage, Intermediate stage, Push-pull output stage, Biasing. Ideal OP-AMP characteristics (Infinite gain, Infinite input impedance, Zero output impedance, Infinite bandwidth).
1.2 Differential Amplifier Differential amplifier configuration. Common-mode and differential-mode signals. Common Mode Rejection Ratio (CMRR).
1.3 Ideal vs. Real OP-AMP Parameters Ideal vs. real parameters: Input bias current, Input offset current, Input offset voltage, Slew rate, Gain-Bandwidth product, Power supply rejection ratio (PSRR).
1.4 OP-AMP Characteristics & Specifications DC characteristics: Input offset voltage, Input bias current, Input offset current, Thermal drift. AC characteristics: Slew rate, Bandwidth, Gain-Bandwidth product.
Subtopic Key Concepts Video Focus Areas
2.1 Inverting & Non-Inverting Amplifiers Inverting amplifier: Gain = -R_f/R_i. Non-inverting amplifier: Gain = 1 + R_f/R_i. Virtual ground concept.
2.2 Voltage Follower (Buffer) Unity gain amplifier. High input impedance, low output impedance. Applications: Impedance matching.
2.3 Summing Amplifier & Difference Amplifier Summing amplifier: V_out = -(R_f/R)(V₁ + V₂ + ...). Difference amplifier: V_out = (R_f/R)(V₂ - V₁).
2.4 Integrator & Differentiator Integrator: V_out = -1/(RC) ∫V_in dt. Differentiator: V_out = -RC dV_in/dt. Frequency response and limitations.
2.5 Comparator & Zero Crossing Detector Comparator: Compares two voltages. Output saturates at +V_sat or -V_sat. Zero Crossing Detector: Detects when the input crosses zero.
2.6 Schmitt Trigger Comparator with positive feedback (hysteresis). Upper and Lower Threshold Voltages (UTP, LTP). Noise immunity.
2.7 Waveform Generators Square wave generator (Astable multivibrator). Triangular wave generator.
2.8 Oscillators: Phase Shift & Wien Bridge Phase shift oscillator (using RC networks). Wien bridge oscillator (using lead-lag network). Amplitude stabilization.
2.9 Active Filters Low pass, High pass, Band pass, Band stop filters. First order and second order filters (Butterworth).
Subtopic Key Concepts Video Focus Areas
3.1 Number Systems & Boolean Algebra Binary, Octal, Hexadecimal. Boolean algebra laws (Commutative, Associative, Distributive, De Morgan's Theorems).
3.2 Logic Gates & Implementation Basic gates: AND, OR, NOT, NAND, NOR, XOR, XNOR. Universal gates: NAND, NOR. Implementation of any gate using NAND/NOR.
3.3 Karnaugh Maps (K-Map) Simplification K-Map for 2, 3, and 4 variables. Grouping (SOP, POS). Don't Care conditions.
3.4 Combinational Circuits: Adders & Subtractors Half Adder, Full Adder, Half Subtractor, Full Subtractor. Ripple Carry Adder (RCA).
3.5 Binary to Gray & Gray to Binary Converters Conversion methods. Circuit design.
3.6 Multiplexer & Demultiplexer Multiplexer (MUX): 2:1, 4:1, 8:1. Demultiplexer (DEMUX): 1:4, 1:8. Implementing logic functions using MUX.
3.7 Decoder & Encoder 2:4 Decoder, 3:8 Decoder. 4:2 Encoder, Priority Encoder.
3.8 Comparators & Parity Checker/Generator Magnitude Comparator. Parity checker/generator (even and odd parity).
3.9 Introduction to PLDs: ROM, PLA, PAL Read Only Memory (ROM) as a lookup table. Programmable Logic Array (PLA), Programmable Array Logic (PAL).
Subtopic Key Concepts Video Focus Areas
4.1 Introduction to Sequential Circuits Difference between combinational and sequential circuits. Memory element. Latches: SR Latch, D Latch.
4.2 Flip-Flops: SR, JK, D & T SR Flip-Flop (with clock). JK Flip-Flop (race-around condition, master-slave). D Flip-Flop (data latch). T Flip-Flop (toggle). Excitation tables.
4.3 Flip-Flop Conversions Converting one flip-flop type to another.
4.4 Shift Registers SISO, SIPO, PISO, PIPO. Applications: Serial to parallel conversion, parallel to serial conversion. Ring counter, Johnson counter.
4.5 Counters: Asynchronous (Ripple) Counters Ripple counters (asynchronous). Mod-n counters. Propagation delay issue.
4.6 Counters: Synchronous Counters Synchronous counters (all flip-flops clocked simultaneously). Design using state diagrams and state tables.
4.7 State Diagrams & State Machines Introduction to Finite State Machines (FSM). Mealy and Moore machines. State diagrams and state tables. Design of sequential circuits.
Subtopic Key Concepts Video Focus Areas
5.1 Memory Organization & Classification Memory hierarchy. Classification: RAM (Volatile) vs. ROM (Non-Volatile). Characteristics: Word size, Capacity, Access time.
5.2 Memory Chips: RAM & ROM Read-Only Memory (ROM), Mask ROM, PROM, EPROM, EEPROM. Read-Write Memory (RAM): SRAM and DRAM.
5.3 Expanding Memory Size Combining memory chips to expand word size (bit width) and address range. Address decoding logic.
5.4 Digital to Analog Converter (DAC) Weighted Resistor DAC. R-2R Ladder DAC (binary ladder). Specifications: Resolution, Accuracy, Settling time.
5.5 Analog to Digital Converter (ADC) Flash ADC (Parallel comparator) - fastest. Successive Approximation Register (SAR) ADC - most common. Counter-type ADC (Staircase). Dual-slope ADC - high accuracy.
5.6 ADC/DAC Specifications Resolution (bits), Quantization error, Conversion time, Sampling rate, Quantization noise.

Coming Soon...

Coming Soon...